



(11)

EP 1 383 161 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
21.01.2004 Bulletin 2004/04

(51) Int Cl.7: **H01L 21/311**

(21) Application number: **03102099.3**

(22) Date of filing: **10.07.2003**

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IT LI LU MC NL PT RO SE SI SK TR
Designated Extension States:
AL LT LV MK

(72) Inventors:
• **Elssa, Mona M.**
Plano, TX 75024 (US)
• **Rotondaro, Antonio L. P.**
Dallas, TN 75230 (US)

(30) Priority: **15.07.2002 US 195639**


(74) Representative: **Holt, Michael et al**
Texas Instruments Limited,
European Patents Department (MS 13),
PO Box 5069
Northampton NN4 7ZE (GB)

(71) Applicant: **Texas Instruments Incorporated**
Dallas, Texas 75251 (US)

(54) **Method of etching a silicate gate dielectric using a HF-containing solution**

(57) A MOSFET structure with silicate gate dielectrics and silicon or metal gates with HF-based wet silicate gate dielectric etch.

Figure 1a



EP 1 383 161 A1

Figure 1b




Figure 1c




Figure 1d




Figure 1e




Figure 1f




Figure 1g




Figure 1h





Figure 1i



Description

FIELD OF THE INVENTION

- 5 [0001] The invention relates to electronic semiconductor devices, and, more particularly, to gate structures and fabrication methods for integrated circuits.

BACKGROUND OF THE INVENTION

- 10 [0002] The trend in semiconductor integrated circuits to higher device densities by down-scaling structure sizes and operating voltages has led to silicon field effect (MOS) transistor gate dielectrics, typically made of silicon dioxide, to approach thicknesses on the order of 1-2 nm to maintain the capacitive coupling of the gate to the channel. However, such thin oxides present leakage current problems due to carrier tunneling through the oxide. Consequently, alternative gate dielectrics with greater dielectric constants to permit greater physical thicknesses have been proposed. Indeed, 15 Ta_2O_5 , $(\text{Ba}, \text{Sr})\text{TiO}_3$, and other high dielectric constant materials have been suggested, but such materials have poor interface stability with silicon.

- [0003] Wilk and Wallace, Electrical Properties of Hafnium Silicate Gate Dielectrics Deposited Directly on Silicon, 74 Appl. Phys. Lett. 2854 (1999), disclose measurements on capacitors with a hafnium silicate dielectric formed by sputtering deposition (at a pressure of 5×10^{-6} mTorr and substrate temperature of 500 °C) of a 5 nm thick $\text{Hf}_{0.18}\text{Si}_{0.89}\text{O}_2$ 20 ($\text{Hf}_{0.18}\text{Si}_{0.89}\text{O}_2$) layer directly onto silicon together with a gold top electrode deposition onto the silicate dielectric. Such capacitors showed low leakage current, thermal stability, an effective dielectric constant of about 11, and a breakdown field of 10 MV/cm.

- [0004] However, such high-k dielectrics have problems with high volume production of silicon integrated circuits such as effective etches. 25

SUMMARY OF THE INVENTION

- [0005] The present invention provides integrated circuit fabrication with metal silicate gate dielectrics by use of silicates etches including nitric acid with added peroxide and fluoride. 30

BRIEF DESCRIPTION OF THE DRAWINGS

- [0006] Specific embodiments of the invention will now be described with reference to the accompanying drawings, which are heuristic for clarity, and in which: 35

Figures 1a-1i are cross sectional elevation views of steps of a preferred embodiment integrated circuit fabrication method.

Figure 2 illustrates a variant preferred embodiment.

Figures 3a-3c show in cross-sectional elevation views another preferred embodiment method.

- 40 Figure 4 is a composition diagram.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

1. Overview

- 45 [0007] Preferred embodiment fabrication methods include selective removal of a high-k dielectric material such as $\text{Hf}_{0.18}\text{Si}_{0.89}\text{O}_2$ with solutions of nitric and hydrofluoric acids. Preferred embodiment integrated circuits and MOS transistors include high-k gate dielectrics and/or capacitor dielectrics formed using the preferred embodiment methods.

50 2. Silicon gate with high-k gate dielectric preferred embodiments

- [0008] Figures 1a-1j illustrate in cross sectional elevation views the steps of first preferred embodiment fabrication methods for integrated circuits including field effect transistors (e.g., CMOS or BiCMOS) with silicate gate dielectrics and polysilicon gates. The preferred embodiments include the following steps: 55

(1) Substrate.

- [0009] Start with a p-type silicon (or silicon-on-insulator) wafer 102 with <100> orientation and form shallow trench

isolation by pad oxide growth, nitride deposition, trench pattern, nitride-oxide-silicon trench etch, trench surface oxidation, trench fill by blanket APCVD oxide deposition, etch-CMP planarization, and nitride strip. Figure 1a is a cross-sectional elevation view of the substrate illustrating the trench isolation and locations for fabrication of NMOS and PMOS transistors. Next, perform multiple dopant implants to form n- and p-type wells (plus, optionally, memory cell array wells and bipolar device buried layers) plus form channel stop regions, punchthrough deterrence regions, and threshold adjust regions. These implants are performed through the residual pad oxide. Figure 1b illustrating the masked NMOS transistor location implants; a similar masked implant occurs in the PMOS locations. Note that the implant doses and depths may differ for memory cell array transistors as compared to peripheral transistors. Also, both high and low voltage transistors of the same type may be formed and may have different implant doses and depths. A rapid thermal anneal (e.g., 1050 °C for 30 s) activates and diffuses the implanted dopants (e.g., boron and phosphorus).

(2) High-k gate dielectric deposition.

[0010] Deposit high-k gate dielectric, e.g., $\text{Hf}_{0.55}\text{Si}_{0.45}\text{O}_2$, by CVD, ALD or PVD to a thickness of about 7 nm; see Figure 1c. Other (non-stoichiometric) variations of the hafnium silicate could be used; that is, $\text{Hf}_w\text{Si}_x\text{O}_y$. This deposition of silicate results in an effective dielectric constant of about 14, so the 7 nm thick silicate has an equivalent silicon dioxide thickness of 2 nm but not the leakage (tunneling) current of such a thin silicon dioxide gate dielectric. Also, after deposition the hafnium silicate dielectric layer could be nitrided and compensate for oxygen vacancies. That is, the resultant dielectric material may generally be $\text{Hf}_w\text{Si}_x\text{O}_y\text{N}_z$ with the composition roughly stoichiometric but not easily crystallizable.

(2') Split gate option.

[0011] Various integrated circuits include both high voltage and low voltage transistors: that is MOS transistors with differing operating voltages such as differing maximum source-drain voltages and gate-source voltages. For example, high voltage transistor could be used for peripheral transistors or programmable transistors, and low voltage transistors used for central processor or memory array transistors to limit power consumption and heat generation. High voltage MOS transistors require a thicker gate dielectric than low voltage MOS transistors in order to avoid breakdown. A modification of the foregoing step (2) can provide for two or more transistor gate dielectric thicknesses through various approaches. For example, first grow a thin silicon dioxide layer; next, strip this oxide layer in areas for low voltage transistors; then perform the passivation and silicate deposition of step (2) with silicate dielectric thickness targeted for the low voltage transistors. The unremoved initial grown oxide under the silicate dielectric in the areas for high voltage transistors provides the required extra dielectric thickness.

(3) Gate material deposition.

[0012] Deposit a layer of amorphous silicon (or polysilicon) gate material of thickness 100 nm on the treated silicate gate dielectric; see Figure 1d. The deposition may be low temperature decomposition of silane; the low temperature (low thermal budget) helps avoid crystallization of the high-k dielectric material. Then dope the gate material n and p type in the NMOS and PMOS areas, respectively, by non-critical photoresist masking and dopant implantations; see Figure 1e. (Polysilicon emitters for npn bipolars would be in the n type area.) Alternative gate materials such as metals could be deposited instead of the amorphous silicon.

(4) Gate mask and etch

[0013] Spin on a layer of photoresist which is sensitive to deep ultraviolet; optionally, an antireflective coating (ARC) layer could be deposited prior to the photoresist in order to limit interference effects during photoresist exposure. The composition of the ARC and thickness are selected according to the exposure wavelength and the reflectivity of the underlying gate material. Expose the photoresist through a reticle for gates and gate level interconnects; the exposed minimal linewidth may be about 50 nm. Lastly, develop photoresist and strip exposed ARC, if any.

[0014] Use the patterned photoresist as an etch mask for the anisotropic plasma etch of the gate material to form gates and gate level interconnects. For silicon gates the etch may be two steps with the second step a HBr plus oxygen source plasma which is very selective to high-k silicate gate dielectric material. If the gate etch erodes the photoresist, the underlying ARC layer provides sufficient etch masking. The gate material could also provide a polysilicon emitter for bipolar devices. Gates may be 100 nm high and 50 nm long (Figure 1f is a cross section along the gate length, and gates typically have widths much greater than their lengths).

(5) High-k gate dielectric etch

[0015] Prior to lightly-doped drain (LDD) implants or source/drain implants, remove the portion of the high-k gate dielectric material remaining on the source/drain areas to avoid knock-on implantation of metal atoms (i.e., Hf) during the LDD and/or source/drain implants. This contrasts with the case of silicon dioxide gate dielectric in which the LDD implant can be made through the dielectric. But the etching of the high-k dielectric material should have as high a selectivity with respect to the gate polysilicon and the isolation (shallow trench) oxide as possible. Thus strip the exposed high-k dielectric material by immersion in a solution with volume ratios 1:1:20:100 of HF (49%), H₂O₂ (30%), HNO₃ (70%), and H₂O at 50 °C for a time depending upon thickness; see Figure 1g. A short overetch generates minimal undercutting of the high-k gate dielectric material laterally under the gates.

The following table illustrates etch rates (nm/minute) at 50 °C for various mixtures

solution	Hf silicate	TEOS	ratio
HF:H ₂ O (1:100)	0.65	16.3	0.040
HF:HNO ₃ :H ₂ O (1:20:100)	0.45	8.7	0.052
HF:H ₂ O ₂ :HNO ₃ :H ₂ O (1:1:20:100)	1.16	21.6	0.054

The preferred embodiment method etches the 7 nm thick Hf silicate gate dielectric with a 50% overetch; the 7 nm silicate dielectric should be stripped in about 6 minutes and thus the overetch should be about 3 minutes. The overetch removes roughly 65 nm of TEOS CVD oxide in the isolation trenches after the 7 nm of silicate dielectric has been stripped; see Figure 1g. The temperature of the etching solution could be varied in the range of 10-60 °C with corresponding variation of the etch rates. And the etch rate of the silicate is greater for amorphous silicate than for crystalline, so the amorphization of the exposed silicate by low energy ion-implantation or plasma immersion brings additional benefits.

[0016] This etch also slowly etches the silicon gates but at only about 1/6 the rate that it etches the silicate dielectric. Also, the etch removes silicon nitride at roughly 1/10 the rate that it etches the deposited TEOS oxide; thus filling the isolation trenches with silicon nitride would limit the trench isolation removal. In any event, subsequent dielectric deposition (see step (7) below) will refill the trenches, so the removal of some of the trench fill can be tolerated.

[0017] Figure 4 is a relative composition diagram of etch solutions: the diagram shows the relative concentrations of HF, H₂O₂, and HNO₃. The amount of water just sets the overall total concentration; and for low concentration solutions generally, increased total concentration implies increased etch rates. The region labeled "A" in Figure 4 corresponds to preferred embodiment etch solutions analogous to the foregoing 1:1:20:100. Alternative preferred embodiment etch solutions with relatively less nitric acid are shown in the region labeled "B" in Figure 4. The extreme concentration boundaries are respectively: 0.05% to 5% for HF; 0.05% to 40% for HNO₃ and 0.05% to 30% for H₂O₂.

(6) Sidewall spacers.

[0018] Form sidewall spacers on the gate sidewalls (and gate level interconnects) by a blanket conformal deposition of spacer material (such as 20 nm of silicon nitride or silicon dioxide) followed by anisotropic etch back to remove the spacer material from horizontal surfaces. Figure 1h illustrates the resulting sidewall spacers when formed prior to the high-k gate dielectric etch of step (5); this provides some extra high-k gate dielectric to limit undercutting effects of the wet etch of step (5). Alternatively, the sidewall spacers may be formed after the high-k dielectric etch.

[0019] Implant dopants to form source/drain regions using the gates plus sidewall spacers as self-aligning masks; this also adds further dopants to the gates. As before, use a non-critical mask on the NMOS regions during PMOS source/drains implant and a non-critical mask on the PMOS regions during NMOS source/drains implant. For lightly-doped drains, use first implants after gate formation and high-k gate dielectric material etch of step (5) but prior to sidewall spacer formation.

(7) Interlevel dielectric and contacts

[0020] Figure 1i illustrates subsequent structure after deposition of a first interlevel dielectric (premetal dielectric) and formation of contacts to source/drains. The integrated circuit fabrication continues with further levels of dielectrics and interconnects. Note that the interlevel dielectric refills the portion of the trench isolation dielectric removed in the high-k gate dielectric etch.

3. Metal and silicide gate materials

5 [0021] The gate material deposited in step (3) could be metal or metal silicide, and could be two different materials with work functions appropriate for NMOS and PMOS devices, such as Ti and Mo or TaSi₂ and Pd₂Si. Further, the gates (including silicon gates) could be clad with a metal or metal silicide to increase conductivity; see Figure 2.

4. Disposable gate preferred embodiments

10 [0022] Figures 3a-3c illustrate a preferred embodiment disposable gate method of integrated circuit fabrication which uses a preferred embodiment high-k gate dielectric wet etch. In particular, follow the steps (1)-(5) of the foregoing preferred embodiment to have a polysilicon dummy gate with stripped exposed high-k gate dielectric and implanted source/drains formed in the substrate. Alternatives include adding sidewall spacers to increase the high-k gate dielectric protected from the wet etch.

15 [0023] Deposit 200-nm-thick dielectric, such as TEOS oxide, and planarize the resulting structure, such as by CMP, to expose the top of the polysilicon dummy gate. Figure 3a shows dummy gate and gate dielectric; a dummy gate may be about 200 nm high and 50 nm long.

20 [0024] Etch out the dummy gates with an HBr + O₂ plasma which stops on the high-k gate dielectric layer. Optionally, strip the gate dielectric and deposit a new 7 nm thick high-k gate dielectric layer at the bottom of the grooves left by the removal of dummy gates; this also deposits roughly 7 nm of high-k dielectric material on the sidewalls to shorten the eventual gate to 35-40 nm. Of course, if the original gate dielectric layer is removed at the bottoms of the grooves, then the original gate dielectric layer could be any convenient dielectric material, such as silicon dioxide or silicon nitride. Optionally, then perform an amorphizing ion bombardment of the high-k gate dielectric layer as illustrated in Figure 3b; this may be omitted if the treatment had previously been performed on the high-k gate dielectric layer prior to dummy gate material deposition.

25 [0025] Next, blanket deposit a gate material, such as one of the foregoing different metals, alloys, silicides, etc. to fill the grooves plus cover the planarized dielectric; the gate material may be 100 nm thick. Note for the case of silicide gates, the dummy silicon gates need only be partially removed and metal may be deposited directly on the remaining dummy gate and then reacted with the dummy gate to form the silicide. To form different silicide gates for NMOS and PMOS deposit a first metal, next, pattern and etch to remove the first metal from NMOS (PMOS) areas, and then
30 deposit a second metal and silicide.

[0026] Spin on and pattern photoresist to define a gate top of length 250 nm, and use the patterned photoresist to etch gate material to form T-shaped gate; see Figure 3c.

[0027] Continue as in the foregoing to form interlevel dielectrics and interconnects.

35 5. Modifications

[0028] The preferred embodiments can be modified in various ways while retaining the features of device fabrication using a wet HF-based etch of high-k silicate gate dielectric material.

40 [0029] For example, the high-k silicate gate dielectric material could include Zr_xSi_{2-x}O₄ and related compounds with varying nonstoichiometry (e.g., oxygen vacancies) and/or with nitrides Zr_xSi_{2-x}O_yN_z and mixtures with comparable Hf compounds.

45 Claims

1. A fabrication method, comprising:

- (a) providing a silicate gate dielectric layer with gates thereon;
 (b) etching exposed portions of said layer with a solution containing HF, H₂O₂ and HNO₃.

50

2. The method of claim 1, wherein said solution corresponds to a point within region A of Figure 4.

3. The method of claim 1, wherein said solution corresponds to a point within region B of Figure 4.

55

4. The method of any one of claims 1 to 3, wherein said solution has a temperature in the range of 10-60 °C.

5. The method of any one of claims 1 to 4, wherein said silicate gate dielectric includes Hf, Si, O, and N.

6. The method of any one of claims 1 to 4, wherein said silicate gate dielectric includes Hf, Si, and O.
7. The method of any one of claims 1 to 4, wherein said silicate gate dielectric includes: Zr, Si, O, and N.
- 5 8. The method of any one of claims 1 to 4, wherein said silicate gate dielectric includes: Zr, Si, and O.

10

15

20

25

30

35

40

45

50

55

Figure 1a




Figure 1b




Figure 1c




Figure 1d




Figure 1e




Figure 1f




Figure 1g




Figure 1h




Figure 1i




Figure 2




Figure 3a




Figure 3b




Figure 3c





Figure 4





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 03 10 2099

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Y	EP 1 139 405 A (SHARP KK) 4 October 2001 (2001-10-04) * column 3 - column 4; figure 3 *	1	H01L21/311
Y	DATABASE WPI Section Ch, Week 198201 Derwent Publications Ltd., London, GB; Class G05, AN 1982-01474E XP002259054 -& SU 816 983 A (RYAKHOVSKAYA T I), 30 March 1981 (1981-03-30) * abstract *	1	
A	DATABASE WPI Section Ch, Week 198744 Derwent Publications Ltd., London, GB; Class G06, AN 1987-310174 XP002259057 & JP 62 218585 A (HOYA CORP), 25 September 1987 (1987-09-25) * abstract *	1,7,8	
A	M. QUEVEDO-LOPEZ ET AL.: "Hafnium interdiffusion studies from hafnium silicate into silicon" APPLIED PHYSICS LETTERS, vol. 79, no. 25, 17 December 2001 (2001-12-17), pages 4192-4194, XP002259053 * page 4192, right-hand column *	1,5,6	<div>TECHNICAL FIELDS SEARCHED (Int.Cl.7)</div> <div>H01L</div>
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 24 October 2003	Examiner Szarowski, A
<div>CATEGORY OF CITED DOCUMENTS</div> <div> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document </div> <div> T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document </div>			

EPO FORM 1503 03.02 (P04001)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 03 10 2099

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
D, A	WILK G D ET AL: "ELECTRICAL PROPERTIES OF HAFNIUM SILICATE GATE DIELECTRICS DEPOSITED DIRECTLY ON SILICON" APPLIED PHYSICS LETTERS, AMERICAN INSTITUTE OF PHYSICS, NEW YORK, US, vol. 74, no. 19, 10 May 1999 (1999-05-10), pages 2854-2856, XP000834679 ISSN: 0003-6951 * the whole document *	1	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
A	J.J. CHAMBERS ET AL.: "Effect of Composition and Post-Deposition Annealing on the Etch Rate of Hafnium and Zirconium Silicates in Dilute HF" ECS 2001, 2001, pages 1-2, XP008023627 Abstract 1434 * the whole document *	1-8	
P, X	US 2003/109106 A1 (CHAMBERS JAMES JOSEPH ET AL) 12 June 2003 (2003-06-12) * paragraphs '0021!', '0026!', '0027!' *	1,5-8	
P, A	CHRISTENSON K. ET AL.: "Selective wet etching of high-k gate dielectrics" DIFFUSION AND DEFECT DATA PART B (SOLID STATE PHENOMENA), vol. 92, 2003, pages 129-132, XP008023469 * the whole document *	1-8	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 24 October 2003	Examiner Szarowski, A
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 03 03 031 0311 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 03 10 2099

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

24-10-2003

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 1139405	A	04-10-2001	US 6348373 B1	19-02-2002
			EP 1139405 A2	04-10-2001
			JP 2001313292 A	09-11-2001
			TW 479299 B	11-03-2002
SU 816983	A	30-03-1981	SU 816983 A1	30-03-1981
JP 62218585	A	25-09-1987	NONE	
US 2003109106	A1	12-06-2003	NONE	

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82